We will provide you with information on external seminars held by manufacturers that we deal with. We provide useful information for hardware and software developers, so please feel free to register and participate.
Seminar Overview
For customers who want to obtain product information, select products, or learn development methods, we will solve your development problems through on-site training and online seminars.
We will deliver the latest information on product features, programming methods, etc.
Learn specific development techniques at seminars using evaluation boards and various tools
Through training, you can learn efficient design and debugging methods.
title | Company Name | category | Date | Closing date | Reception status |
---|---|---|---|---|---|
Armadillo Base OS Basic Seminar |
![]() |
Embedded CPU Board |
Manufacturer On the homepage Please check. |
Now accepting applications | |
Migrating to the Vitis Unified IDE | AMD | FPGA | Friday, July 25 | July 15 | Now accepting applications |
Introduction to Artix-7 FPGA Design and Development using Vivado Design Suite | AMD | FPGA | Thursday, July 24 | July 11 | Now accepting applications |
Zynq UltraScale+ MPSoC system architecture | AMD | FPGA | Wednesday, July 23rd - Thursday, July 24 |
July 11 | Now accepting applications |
FPGA RTL Design Style Guide Seminar | AMD | FPGA | July 22 (Tue) - Wednesday, July 23rd |
July 10 | Now accepting applications |
Embedded Linux Development Using Yocto | AMD | FPGA | Friday, July 18 | July 9 | Now accepting applications |
[Verilog] Beginner's guide to RTL design using Xilinx/Vivado tools | AMD | FPGA | July 17th (Thursday) - Friday, July 18 |
July 8 | Now accepting applications |
OS and Hypervisors in Adaptive SoCs | AMD | FPGA | July 17th (Thursday) - Friday, July 18 |
July 8 | Now accepting applications |
Zynq SoC System Architecture | AMD | FPGA | July 10th (Thursday) - Friday, July 11 |
July 1st | Now accepting applications |
High-Level Synthesis with Vitis HLS | AMD | FPGA | July 8th (Tuesday) - Wednesday, July 9th |
June 27 | Now accepting applications |
Vivado Design Suite Implementation Methodology | AMD | FPGA | Thursday, July 3 | June 24th | Now accepting applications |
UltraFast Design Methodology in Vivado Design Suite | AMD | FPGA | July 1st (Tuesday) | June 20 | Now accepting applications |
VitisAI Platform | AMD | FPGA | June 26th (Thursday) - Friday, June 27 |
June 17 | Registration closed |
[VHDL] Beginner's guide to RTL design using Xilinx/Vivado tools | AMD | FPGA | June 26th (Thursday) - Friday, June 27 |
June 17 | Registration closed |
Versal adaptive SoC: Quick Start | AMD | FPGA | Wednesday, June 25th | June 16 | Registration closed |
Debugging with Vivado Logic Analyzer: Basics | AMD | FPGA | June 24 (Tuesday) | June 13th | Registration closed |
Partial Reconfiguration in the Vivado Design Suite | AMD | FPGA | Monday, June 23rd | June 12 | Registration closed |
Verification with SystemVerilog | AMD | FPGA | June 19th (Thursday) - June 20th (Friday) |
June 10 | Registration closed |
FPGA design implementation with Vivado Design Suite | AMD | FPGA | June 19th (Thursday) - June 20th (Friday) |
June 10 | Registration closed |
Embedded Design with PetaLinux Tools | AMD | FPGA | June 12th (Thursday) - June 13th (Friday) |
June 3 | Registration closed |
Design with IP Integrator tools | AMD | FPGA | Wednesday, June 11th | June 2 | Registration closed |
Wi-Fi 7 Innovations: The Latest Wi-Fi onboarding guide for wireless device development |
![]() |
Wireless LAN Module | June 17th (Tuesday) | June 13th | Registration closed |
title | Company Name | category | Date | Closing date | Reception status |
---|---|---|---|---|---|
There is currently no event information |